With the development of satellite communications, on-board processing (OBP) obtains more and more attentions due to the increased efficiency and performance. However, the large amounts of digital circuits in the OBP transponders are sensitive to the high-energy particles in space radiation environments, which may cause various kinds of single event effect. Among these effects, single event upset (SEU) is the major potential reason for the instability of the satellite communication systems. Triple modular redundancy (TMR) is a classical and effective method for mitigating the SEU in digital circuits. However, since three identical logic modules and a voting circuit are needed in TMR, the overhead is so high that the scheme may not be applicable on the on-board digital processing platform with very limited area and power resources. Therefore, how to design a more cost-effective fault-tolerant method becomes a critical issue. Considering that FIR-like processing is frequently used on OBP platform, in this article, a dual modules (DM) plus checking module based on residue code (DM-CRC) architecture for SEU-tolerant FIR design is proposed. Although this architecture reduces the area overhead dramatically, we find that the fault missing rate is still high if single-sample checking (SSC) is used. To solve this problem, a Multi-sample checking DM-CRC (MSC-DM-CRC) is further proposed. Our analysis shows that the MSC-DM-CRC scheme can make the fault missing rate small enough without reducing the actual throughput. By simulations it is shown that, when the modulus for CRC is 7 and the number of samples for MSC is 4, the reduction of area overhead relative to TMR is over 20% and the fault missing rate is as low as 0.05%.
Introduction
Traditional bent pipe (BP) satellite performs only signal amplification and frequency translation. However, with the development of satellite communication applications, the demand for communication quality and capacity has increased so rapidly that BP transponders cannot afford. Instead, the on-board processing (OBP) becomes the inevitable alternative [1] . The goals of OBP are to provide single-hop connectivity to small earth station, and to enhance link performance and efficiency [2] . Compared to the two-hop connection in BP systems, single-hop connection decreases the one-way transmission delay from 540 to 270 ms, which provides more comfortable user experience. The enhanced performance by OBP can be used to reduce the cost of small earth stations [3] or increase the system capacity.
The OBP directly related to communications can be roughly divided into two classes: intermediate/radio frequency (IF/RF) processing and switching and baseband OBP [2, 3] . The IF/RF processing and switching is actually the digital channelization technique [4] [5] [6] . As an intermediate during the development from BP towards the software defined fully processed payload, digital channelization realizes the de-multiplexing, switching and multiplexing of sub-channels, without fully decoding of the information in the sub-channels [7] . Since digital channelization maintains the transparence to the physical layer transmission techniques as BP, and provides much better performance over BP, it is widely used by many successful mobile satellite communication systems, including ACeS [8] , Thuraya [9] , WGS [10, 11] and MOUS [12, 13] . In consideration of the necessity of FIR filters and FFT for digital channelization [14, 15] , they are considered as the most basic and important modules on digital channelizing OBP.
Baseband OBP is commonly referred as fully processing satellite platform, so all the physical layer techniques, including demodulation/modulation, decoding/encoding and channel estimation/equalization, should be performed for the signal regeneration for each subchannel [3, 14] . The Thuraya system is a good example of current satellite communication systems with baseband OBP platform [9] . Since complete switching is required in baseband OBP, FIR and FFT are still the basic modules. As introduced in [3, 16, 17] , the orthogonal frequency division multiplexing (OFDM) technology is a very attractive candidate when targeting high quality and high flexibility in future mobile multimedia satellite communications systems, so FFT is still a necessary module. In addition, almost all the current mobile satellite communication systems (e.g. ACeS, Thuraya, WGS, MOUS, and so on) and future ones, no matter digital channelization or fully processed baseband OBP, would apply digital beamforming (DBF) for multiple-beam coverage [8] [9] [10] [11] [12] [13] , so DBF is also a necessary DSP module on OBP platforms [18, 19] .
SRAM-FPGA is a good option for OBP implementation because of its high density, high performance, reduced development cost and re-configurability, the last of which is quite useful for remote update and maintenance of the OBP satellite systems [20] . However, SRAM-FPGA based systems, including memories and logics, are sensitive to the radiation in space environments, so they are not reliable enough for spatial applications without any protection. single event upset (SEU) is one of the main radiation effects, and induces the majority of the function faults on OBP platform [21] . Therefore, the SEU-tolerant scheme is the key issue for the feasibility of the SRAM-FPGA based applications on OBP platforms.
As a classical fault-tolerant solution, triple modular redundancy (TMR) applies three identical modules to perform the same process, and the results are processed by a majority voter to produce a single output. So if only one of the three modules fails, the other two can help to mask the faults [22] . However, TMR introduces tripled space, weight and power, which result in impossibility to implement on the satellite platforms where resources are limited. For example, space based radar requires 100's of giga floating point operation's of OBP and 10's of Gbps data links to accomplish mission goals [23] . A TMR approach for such a program would create a system that weighs hundreds of pounds and requires kilowatts of power, which are unbearable for an OBP platform [23] . Thus, for on-board applications, the low-cost fault-tolerant designing is in demand.
The focus of this article is the low cost SEU-tolerant design for the DSPs with the structure expressed as
in which x(l) and h(l), l = 0, 1, ..., L -1 are input data for the current operation and coefficients, respectively. Since only multiplications and additions are involved, this structure is called multiply and accumulation (MAC). The reason we choose MAC as our target is that it is the general structure of the common used DSPs in OBP, such as FIR, FFT and DBF. For FIR, h(l) is the filter coefficients. For FFT, h(l) is the rotation factor. And for DBF, h(l) is the weighting coefficient. To facilitate the description and analysis, this article will focus on the SEU-tolerant FIR design. The analysis method and theoretical results can be easily applied to other DSPs with MAC structure.
Our key contributions in this article include three points:
(1) A simple DM plus checking module based on residue code (DM-CRC) structure is proposed to reduce the heavy cost of traditional TMR method; (2) The fault missing problem of general residue code based checking module is revealed; (3) Finally, we propose a multi-sample checking (MSC) solution to decrease the fault missing rate.
The rest of this article is organized as follows. In Section 2, related work and mathematical background are given. In Section 3, the single-sample checking based DM-CRC (SSC-DM-CRC) fault-tolerant scheme is proposed, and its fault missing rate analysis for the modulus with different form is given. Section 4 introduces the MSC based DM-CRC(MSC-DM-CRC) scheme to reduce the missing rate of the SSC-DM-CRC. Simulation results to validate our theoretical analysis are given in Section 5. Section 6 concludes this article.
Related work and mathematical background
Many fault-tolerant schemes based on residue code have been proposed to reduce the overhead of TMR for FIR design. Before introducing these schemes, the property of residue code and residue number system (RNS) is introduced firstly.
Residue code is applied by a recomputation of the remainders of the division of the operands by a given number [20] . The interesting character of the residue code is that, it maintains the arithmetical and logical properties of operand and invariant for linear operations, including additions/substractions and multiplications. It means that, for the given operands X and Y, the following equation always holds.
where m is the modulus and op represents the linear operator.
Reference [24] gives the details of RNS applied to fixed-coefficient inner product computation. The RNS is defined by a set of p pairwise relatively prime integers, {m 1 , m 2 ,..., m p }. The dynamic range of RNS is given by: M = m 1 * m 2 * ... * m p . Then an integer X [0, M) can be uniquely expressed in RNS as
where (X) m i means X mod m i . In RNS, linear operation between X and Y, including additions, subtractions and multiplications in two's complement system, can be transformed to a set of operations on residues as
the result Z can be recovered based on (Z) m i by Chinese remainder theorem (CRT) as [25] 
Based on RNS, a scheme named redundant RNS (RRNS) [26, 27] is proposed for fault tolerant of single branch. In RRNS, redundant branches with new modulus are added to the original RNS system. With the dynamic range maintained, if one of the branches fails because of SEU, the correct result can still be recovered from other branches.
Since only redundant branches with simplified computations are added, the SEU-tolerant overhead of RRNS is much smaller than that of TMR. The problem of RRNS is that several CRT modulus are added for fault detection of parallel computation branches, but the CRT modulus themselves are not protected from SEU. If TMR is applied for CRT, the advantage of low overhead will disappear.
To avoid the heavy implementation cost of multiple CRT modules and the corresponding protections, several researches are proposed to apply residue code just for checking based on Equation (2) . One of such schemes is the duplication with comparison combined with concurrent error detection (DWC-CED) proposed in [28] . As shown in Figure 1 , the structure duplicates the normal logic module, and a CED module is added to each logic module for self-checking. As introduced in [28] , the CED can be based on time redundancy or hardware redundancy. Considering that the time redundancy based CED introduces extra delay, which will degrade the throughput performance of the system, the hardware redundancy based CED is preferable, and the most common choice for hardware redundancy is residue code. However, fault missing issues exist in the residue code based DWC-CED. For example, the modulus is 7 and the correct result of the logic block and the CED block should 72 and 2, respectively, at some moment. If there is no fault, we have (72) 7 = 2, which is equal to the result of the CED block. But if a fault occurs, and changes the result of the logic block from 72 to 79, we will have (79) 7 = 2, which is still equal to the result of the CED block. In this situation, the fault is unidentified. The probability of the unidentified fault is called fault missing rate in this article. Another residue code based scheme, FIR plus two checking modules based on residue code (CRC), was proposed by [29] . As shown in Figure 2 , this scheme includes one normal FIR module and two checking modules of residue code based FIR. Y C is the correct output and Y is the faulty output of the main FIR filter, and Y = Y C + E. In [29] , E is the possible arithmetic errors modeled as 2 ±j , where j = 0, 1, ..., ω y -1, (ω y is the length of Y). V A 1 and V A 2 are the outputs of the checking modules, based on which A 1 and A 1 are defined as
represents the occurrence of an error. Based on Table  1 , single bit error can be located, and corrected by a syndrome-to-error mapping logic and a conventional subtractor.
But there are three important issues neglected in [29] . Firstly, the correct logic is only effecitve for single bit error in the outputs. Actually, this kind of errors occupies only a small part of the fault models. When single error occurs in the intermediate data, multiple bits may upset in the output. For example, for binary computation 11 * 1000 = 11000, when "1000" turns into "1001" by SEU, we obtain 11 * 1001 = 11011. Obviously, two bits are upset in the result, which cannot be corrected by the correction method proposed in [29] . Secondly, the case that an error occurs in the checking module is not taken into account in [29] . What's more, the fault missing problems are also ignored in [29] .
It should be noticed that, all the fault-tolerant designs mentioned above behave in such a way that a decision is made for each output. This approach is called SSC in this article.
SSC based DM-CRC
Aiming at the problems of the two residue code based schemes mentioned in Section 2, a new residue code based fault-tolerant architecture is proposed in this section, and the fault missing rate is analyzed in detail.
Architecture and working procedure of SSC based DM-CRC
As shown in Figure 3 , the proposed architecture includes DM of normal FIR filters, denoted as M 1 and M 2 , and one error DM-CRC, denoted as CRC. The outputs of the three modules are processed by the synthesis logic, which is expected to output the correct result if one of the three branches is failed by SEU. In this section, we suppose that the synthesis logic works according to the usual SSC approach, and a more effective approach will be introduced in next section. Compared with the DWC-CED scheme, the proposed architecture combines the two CED modules into one CRC module, which simplifies the whole system structure. In addition, the working procedure introduced below will show that the proposed structure also takes the SEU in CRC module into account without any simplified fault model, so the problems of the design of "FIR plus two CRC modules" is overcome. Suppose the same input data stream is feed to the three modules, and the outputs of the two normal FIR modules and the checking module at some moment are y 1 , y 2 and r, respectively. The working procedure for the SSC based synthesis logic is shown in Figure 4 , and further explained as follows:
(1) If y 1 = y 2 , y 1 is chosen as the output y = y 1 . At the same time, (y 1 ) m is used to check whether CRC module runs correctly. Two cases may be met here:
(a) (y 1 ) m = r: the checking module runs correctly and no action is taken; (b) (y 1 ) m ≠ r: an SEU occurs in the checking module, so it should enter the recovery process.
(2) If y 1 ≠ y 2 , r is used to check (y 1 ) m and (y 2 ) m according to Equation (2) . Four cases may be met here:
(a) (y 1 ) m = r and (y 2 ) m ≠ r: y 1 is output and M 2 enters the recovery process; (b) (y 1 ) m ≠ r and (y 2 ) m = r: y 2 is output and M 1 enters the recovery process; (c) (y 1 ) m = r and (y 2 ) m = r: an error happened, but the checking module cannot identify it, so y 1 or y 2 is chosen randomly as the output. In this case y 1 and y 2 are called congruent samples.
(d) (y 1 ) m ≠ r and (y 2 ) m ≠ r: it means more than one branches fail. This case is out of the range of this article.
The recovery processing mentioned in (1)-b, (2)-a and b is used to avoid SEU accumulation in the system, and can be accomplished by scrubbing (or reconfiguration) [30] . (2)-c is actually the fault missing event, which is the key problem for residue code based checking and has been ignored in DWC-CED and "FIR plus two CRCs". As mentioned above, an SEU in SRAM-FPGA may not only change the data stored in a memory unit, but may also change the function logic. In this article, we assume that the result of logic damage is always so serious that (2)-b will happen, so the fault missing event is only caused by SEU in a memory unit. In the following sub-sections, this fault missing rate for L-tap FIR filters is analyzed. In this section, only the basic FIR filters composed of MAC units are considered for the analysis of fault missing rate. Before studying on the performance of SEUtolerant systems, the SEU fault models are established firstly in this subsection. For L-tap FIR filters, the output at some moment can be expressed as
where x l is the lth input, h l is the lth coefficients, l = 0,1, ..., L -1. Since FIR filters are composed of MAC units, the fault model can be classified into multiplier-input fault (MIF) model and adder-input fault (AIF) model.
x l and h l are peer-to-peer in Equation (6), hence, the effect of SEU on x l is equivalent to that on h l for MIF in SSC-DM-CRC system. In this section, the fault missing rate analysis for MIF only focuses on the SEU in h l , and the analytical result is also suitable for the SEU on x l . Assuming h l is changed to h l = h l ± 2 q , where q is the position of the upset bit, then the faulty filter output for MIF can be expressed as
The AIF is equivalent to introduce a SEU in the final output, so the faulty output for AIF can be expressed as
Equations (7) and (8) will be used for fault missing rate analysis in following subsections.
Computation of fault missing rate for MIF model
Assuming that an SEU on the qth bit of h l in M 1 branch leads to an unidentifiable error (event of (2)-c in Section 3.1.1), we have
Substituting Equations (6) and (7) into Equation (9), we get
so the fault missing rate for the SSC-DM-CRC with module m, which is the probability of the happening of Equation (10), can be expressed as
The cases leading to (x l * 2 q ) m = 0 include the following three cases:
where k is a natural number.
For (x l ) m , we proved by simulation (not given in this article due to page limited) that, for random inputs x l with Gaussian, Rayleigh or Rician distribution, (x l ) m is uniformly distributed between 0 and m -1, or (
The analysis of Equation (11) is directly related to the value of m. According to [31] , due to low complexity for implementation, 2 n and 2 n ± 1 are the most common choice for m, so this subsection will focus on the analysis of P m_MIF when m = 2 n or 2 n ± 1, respectively. For m = 2 n , P m_MIF is related to the SEU position q (1) If q ≥ n, (2 q ) m = 0 is always true, so Case B causes P m_MIF = 1, which means the SEU on a bit that is higher than n will never be identified for m = 2 n . (2) If q <n, (2 q ) m ≠ 0 always holds, so Cases A and C are considered. For Case A, (x l ) m is always uniform dis-
, thus, the number of value of (x l ) m that makes (x l ) m * (2 q ) m = km, or the number of k N satisfying (x l ) m * (2 q ) m = km, should be and 48 for k = 1, 2 and 3, respectively. Since the probability for each value of (x l ) m = k* 2 n-q is 1 2 n , the fault missing rate for Case C can be calculated as (2 q -1)/2 n . Actually, if we consider Case A and a special case of Case C for k = 0, the combined case becomes (2 q ) m ≠ 0, (x l ) m * (2 q ) m = km, k Z, k ≥ 0, and it's easy to find out that the fault missing rate for this case is 2 q /2 n for q <n. In summary, for m = 2 n , the fault missing rate under MIF model can be expressed as (1) If q ≤ n, we have (2 q ) m = 2 q , so the value of k for (x l ) m * (2 q ) m = km should be (x l ) m * 2 q /(2 n ± 1), which is not an integer since the denominator cannot be the factor of the numerator;
(2) If q >n, we have (2 q ) m = 2 q -p(2 n ± 1), where p is a natural number, so the k for (x l ) m * (2 q ) m = km is
is not an integer.
Finally, we have Prob((x l ) m * (2 q ) m = km) = 0 for nonzero (2 q ) m and (x l ) m . As a result, the fault missing rate for a modulus m = 2 n ± 1 is
Computation of fault missing rate for the AIF model
Now we consider that an SEU on the qth bit of the adder input in M 1 branch leads to an unidentifiable error (event of (2)-c in Section 3.1.1). Substituting Equations (6) and (8) into Equation (9), we have the fault missing rate for the SSC-DM-CRC with module m expressed as
According to (14) , for m = 2 n , when q <n, (2
m AIF = 0. Based on the above analysis, although the implementation of CRC with m = 2 n is the simplest, the fault missing rate is much higher than that with m = 2 n ± 1 for both fault models, so we conclude that m = 2 n is not suitable for CRC. On the other hand, the CRC with m = 2 n ± 1 achieves much smaller fault missing rate with negligible implementation overhead. So the analysis in Section 4 will focus on the CRC with m = 2 n ± 1.
MSC based DM-CRC
This section proposes a solution to the fault missing problem of SSC-DM-CRC and analyzes the related fault missing rate.
Working procedure of MSC based DM-CRC
The analysis in Section 3 shows that, for the SSC-DM-CRC, smaller modulus brings higher fault missing rate. For example, the missing rate of MIF is 33.3% for m = 3. Although the missing rate can be reduced by increasing modulus, the area of CRC module becomes unacceptable [32] . In other words, the SSC-DM-CRC cannot achieve low overhead and small fault missing rate simultaneously.
To solve this problem, the MSC is proposed to replace the SSC for identification of fault-free module in the synthesis logic (see Figure 3) . The general idea of MSC is that, when the unidentified SEU happens, the current outputs of M 1 and M 2 are buffered, and the next outputs are used for checking again. This process continues until the fault-free module is identified. Then, all the buffered outputs of the fault-free module are output together. The detailed working procedure of MSC-DM-CRC is shown in Figure 5 . A potential problem of MSC-DM-CRC is that if the buffered samples of the fault-free module experience SEU, faulty results will be output. In this article, we assume that the buffering cycle is much smaller than the interval between two SEUs, so that only one SEU may happen during the buffering of N samples. It should be emphasized that, since the buffered outputs of the fault-free module are output as a block, the equivalent throughput maintains unchanged during the MSC processing.
Analysis of the fault missing rate for MSC-DM-CRC
The analysis in Section 3 tells that only MIF may be unrecognizable, so this section will focus on the fault missing rate analysis for MIF model. For the MSC-DM-CRC, the effect of SEU to filter coefficients is different from that to input samples. If the SEU occurs on one filter coefficient at some instant, all the outputs henceforth are affected, so we have a lot of chance to identify the fault module by buffering enough outputs. In this case, assuming the samples are mutually independent, the fault missing rate of MSC-DM-CRC for a given buffered length N can be expressed as
which equals to (2 n ± 1) -N for m = 2 n ± 1. The simulations in Section 5 will show that n = 3, N = 4 can ensure the P
m−MSC as low as 0.05% in practice. On the contrary, if the SEU occurs in input samples, the fault only affects the results that related to the fault sample, so the chances for MSC to identity the fault-free module is very limited. For example, if a sample experiences an SEU one clock before it shifts out from the filter, only one output is affected by the fault, so the MSC has no more chance to identity the fault-free module than SSC. While if a sample experiences an SEU two clocks before it shifts out from the filter, two outputs will be affected by the fault, so the MSC has one more chance to identity the fault-free module compared with SSC. In general, if x l (see Equation (6)) experiences SEU, the minimum missing probability of the un-recognizable fault should be
then the average fault missing rate for SEU on samples can be expressed as:
Considering that the un-recognizable faults for MSC are mainly from the samples at the end of the filtering procedure, e.g. l = L -1 or L -2, the registers storing these samples should be taken as "VIPs" and hardened by individual protection, such as TMR. Now the hybrid scheme combining MSC and TMR can guarantee a low fault missing rate, even the SEU happens on input samples.
Simulation results
In this section, FPGA based fault injections are performed to show the overhead reduction of the DM-CRC architecture relative to the TMR, and to validate the fault missing analysis for the SSC-DM-CRC and MSC-DM-CRC based FIR designs in Sections 3 and 4. In the simulations, a 16-tap FIR filter with 8-bit inputs and 8-bit coefficients are implemented in ISE12.3 for Xilinx FPGA Virtex-4 XC4VLX100.
Firstly, the resource usages of the DM-CRC based FIR design and the TMR based FIR design are compared in Table 2 . It can be seen that, smaller modulus brings larger overhead reduction. For example, about 30 and 20% resources are saved when n = 2 and n = 3, respectively, relative to that of TMR. When n is as large as 6, the overhead of slices and LUTs for the DM-CRC is even larger than that for the TMR. This is because the overhead introduced by the module operation for all the addition and multiplication is larger than the reduction brought by the FIR implementation with shortened input samples and filter coefficients.
Secondly, fault missing rate in MIF and AIF models are compared in Figure 6 for m = 2 3 = 8 and m = 2 3 -1 = 7.
. . . ...
Clear b 1 and b 2
... Since the fault missing rate is related to the upset position when m = 8, each bit of the input of multipliers and adders is upset in turn. From Figure 6 , we see that the fault missing rate for m = 7 keeps to be 14.2% and 0 in MIF and AIF model, respectively, no matter which bit is upset. This is consistent with Equation (13) and the analysis in Section 3.2.3. For m = 8, when q = 0, 1 and 2, the fault missing rates in MIF model are 12.5, 25 and 50%, respectively, and that in AIF model keeps to be 0. When q ≥ 3, the fault missing rate keeps to be 100% in both MIF model and AIF model. This is because the fault, caused by the upset of bit higher than the third one, will not change the result of modulo-8, which means the fault will be missed definitely. These results are consistent with Equation (12) and the analysis in Section 3.2.3.
To show the necessity of the MSC-DM-CRC scheme, the probability for congruent outputs between correct FIR branch and the faulty FIR branch are examined. In the test, 136,000 samples are input to the two 16-tap FIR filters, and SEU is injected randomly into the input samples and filter coefficients for one of the filters. The two output streams then goes through the modulo-m operation, where m = 2 n -1 with n = 2, 3, 4, 5 and 6. The results show that, the number of congruent samples for n = 2, 3, 4, 5 and 6 are 45184, 19752, 9352, 4416 and 2376, respectively, which are about
and 1 2 6 − 1 of total samples. These values tell that the congruent outputs are not events with low probabilities, so congruent problem is serious for the SSC-DM-CRC scheme, especially with small modulus. In addition, many of the congruent pairs of samples are consecutive, so the MSC scheme is very necessary. Figure 7 shows the percentage of single, two, three, four, five and six consecutive congruent pairs of samples for different moduli (n = 2, 3, 4, 5 and 6). For a specified n, the leftmost bar represents the probability of single congruent samples, the rightmost bar represents the probability of six consecutive congruent samples, and the sum of the probability of each bar is approximately the fault missing rate of the system (seven or more consecutive congruent samples are ignored because of their low probabilities). These results will be used later to check the correctness of results for SSC/ MSC-DM-CRC testing. (1) larger modulus brings lower fault missing rate; (2) more samples for MSC produces lower fault missing rate; (3) the simulation results match the theoretical results very well. For a specified n, the sum of probabilities for all bars in Figure 7 correspond to the fault missing rate of SSC in Figure 8 , and the sum of probabilities for 2-6 consecutive congruent samples correspond to the fault missing rate of MSC with N = 2. In this way, we can verify the consistency of Figures 7 and  8 . For example, the fault missing rate for n = 2 and N = 3 can be read from Figure 8 as about 5.25%. Since three samples for checking can detect all the faults those producing single congruent output and two consecutive congruent outputs, the fault missing rate should be the sum of the probabilities of 3-6 consecutive congruent outputs. In Figure 7 , the probability for 3, 4, 5 and 6 consecutive congruent outputs are 3.6, 1.1, 0.4 and 0.12%, respectively, and the sum of these probabilities are 5.22%, which is very closed to 5.25%. The remaining 0.03% fault missing rate should come from seven or more consecutive congruent outputs.
Since the properties of fault missing rate are similar for m = 2 n ± 1, the simulations for m = 2 n + 1 are not given here. It should be pointed out that, the numerical results given in this section are only based on the basic implementation of a 16-tap FIR filter, and other FIR implementations may produce different results. However, our analysis method and the general conclusions given in this article should hold for all CRC based SEUtolerant FIR designs.
Conclusion
To reduce the area and power overhead of TMR protected on board processing (OBP) transponders, a simple and effective SEU-tolerant design is proposed for the basic FIR implementation. The design is based on a structure with DM of normal FIR and one DM-CRC. The fault missing problem, which is common for residue code based checking schemes, is firstly revealed in this article, and the fault missing rate for SSC is analyzed in detail based on the DM-CRC structure. Then, the MSC is proposed to solve the fault missing problem. The MSC-DM-CRC based FIR design achieves smaller overhead and lower fault missing rate simultaneously. Fault injection campaigns show that, for a 16-tap FIR filter with 8-bit input samples and coefficients, if the modulus for checking branch is 7 and the buffering length is 4, the proposed MSC-DM-CRC FIR design can save more than 20% area overhead relative to the TMR design, and the fault missing rate can be reduced to 0.05%. The analysis method and theoretical results can also be applied to the SEU-tolerant design of other OnBoard DSPs with MAC structure, such as FFT and digital beamforming.
